Abstract-Inductance of superconducting thin-film inductors and structures with linewidth down to 250 nm has been experimentally evaluated. The inductors include various striplines and microstrips, their 90
I. INTRODUCTION

I
NDUCTORS are the second-after Josephson junctionsmost important component of all superconducting digital integrated circuits based on RSFQ [1] - [3] , RQL [4] , [5] , ERSFQ, and other approaches, providing a network for storing and routing flux quanta and single flux quantum (SFQ) pulses generated by Josephson junctions as well as distributing all dc and rf bias and clock signals. Inductors contribute the main fraction to circuit area and largely determine its density. Progress of superconductor electronics and potential applications for energy efficient and high performance computing demand development of superconducting very large scale integrated (VLSI) circuits. This in turn demands reducing linewidth of all circuit components (first of all inductors and resistors) into deep submicron range. Currently, the typical inductor linewidth, w, in SFQ circuits is in the range from 1 μm to 5 μm. It is set by the minimum linewidth of fabrication processes available [6] - [9] and circuit design-related limits to the parameter spreads (e.g., inductance standard deviation, σ L ) on chip, on wafer, and wafer-to-wafer variation. Recently, we have developed a fully-planarized Nb-based fabrication process for circuits with 8 superconducting layers and Nb/Al-AlO x /Nb Josephson junctions (JJs) with 10 kA/cm 2 (100 μA/μm 2 ) critical current density [10] - [12] . This process has yielded circuits with over 7 · 10 4 JJs on a 5 mm × 5 mm chip. Its 10-metal-layer extension is aimed at fabricating integrated circuits with > 10 6 JJ/cm 2 . The current process is based on a 248-nm photolithography, which sets the practical limit on the minimum linewidth and pitch at about 200 nm and 400 nm, respectively, and allows for almost 5x reduction of inductor linewidth in SFQ circuits. If sheet inductance (inductance per square) of a thin-film inductor were independent of its linewidth, the inductor area would scale as w 2 . Hence, a 5x reduction in w offered by this process would translate into a very significant reduction in the inductor area.
There have been a number of papers devoted to extracting inductances of superconducting structures and a number of different analytical and numeric methods developed for inductance modeling [13] - [29] . To the best of our knowledge, there are no available experimental data on superconducting inductors with linewidths less than about 0.5 μm in SFQ circuits as well as no verification of the existing numerical methods and inductance modeling software for inductors with widths comparable to the penetration depth and the thickness of the films and interlayer dielectric.
To fill this gap and provide input parameters for SFQ circuit designers designing into our 8-metal-layer and future 10-metallayer fabrication processes, we experimentally evaluated inductances of thin-film inductors with linewidth in the range from 250 nm to 4 μm, of various shapes and for the typical combinations of layers available in the process, as well as "parasitic" inductance associated with vias between the superconducting layers. We also provide a comparison of the obtained data with numeric simulations using several software packages [15] - [17] , [29] , [30] . 
II. FABRICATION PROCESS, INDUCTOR DESIGN, AND TESTING
A. 8-Metal Layer Fabrication Process
A cross section of our 8-metal-layer (8M) fabrication process is shown in Fig. 1 . We used 248-nm photolithography and dry etching in a 200-mm-wafer high density plasma etcher to pattern all metal and dielectric layers. All dielectric layers were planarized using chemical mechanical polishing (CMP). This provided for a flat topography and allowed for the focus depth required for fine patterning of metal layers. The only layer that was not planarized was a 60-nm dielectric layer I5R covering the layer of resistors, R5. Its planarization was not needed because the maximum topography variation on this layer was less than the 40 nm created by the patterned resistors. SiO 2 interlayer dielectric was deposited using plasma-enhanced chemical vapor deposition (PECVD).
We used Nb/Al-AlOx/Nb Josephson junctions with 10 kA/cm 2 (100 μA/μm 2 ) critical current density and minimum diameter of 500 nm. The junctions' sidewalls were passivated using anodization. The patterned layer of JJs was also fully planarized using dielectric CMP. An SEM image of the fabricated structure crosssectioned using focused ion beam (FIB) is shown in Fig. 2 . More details on the fabrication process are given in [10] - [12] .
For simplicity and statistics, many test structures were also fabricated by a truncated process using only upper layers from M4 through M8. In all other respects this 4-metal-layer (4M) fabrication process and the parameters of physical layers used are identical to the 8M process. So the results obtained on inductance test structures fabricated by the 4M process are fully applicable to the 8M process and vice versa. 
B. Inductor Test Structures
Most often used configurations of inductors in SFQ circuits are microstrips, inverted microstrips, and striplines as shown in Fig. 3(a) and (b). They can be bent or meandered to accommodate the available space and required routing, see Fig. 3 (c) and (d). Due to a very large number of possible double-and triple-layer combinations and shapes that could be formed using 8 available superconducting layers, we restricted our study to layers in close proximity to the JJ layer, layers M4 to M7, which are of prime importance for SFQ circuit design. Results on the bottom layers M0 to M3 will be reported elsewhere.
Design and fabrication parameters of the studied structures are shown in Table I . We will refer to microstrip and inverted microstrip line inductors using Signal_Ground notation, e.g., M6_M7 identifying signal layer, M6, and then the ground plane layer, M7. Similarly, all stripline configurations will be referred to as Ground_Signal_Ground, e.g., M4_M6_M7 identifying the patterned signal line with width w on layer M6 sandwiched between two ground planes: M4 below it and M7 above it.
Connections to signal lines and between ground planes are provided by vias etched in interlayer dielectrics and filled by Nb during metal layer deposition, see Figs. 1 and 2. These superconducting connections have some inductance, which is often termed "parasitics", that needs to be measured and characterized for accurate circuit design. Because of the very large number of possible via configurations, in this work we have characterized only a few of the most typical ones.
C. Circuit Design and Testing
Inductance of superconducting components can be conveniently extracted by including them in a SQUID loop and measuring the period of the SQUID modulation. The measured period is related to the total SQUID inductance, a part of which is the inductor device under test (DUT). Seemingly simple in principle, separation of these parts is often difficult, (e.g., requires measuring multiple devices with varying length of the inductor), and the measurements often suffer from parasitics related to connections between the SQUID and DUT, mutual inductance between the DUT and magnetic bias lines, etc.
To minimize such effects and also maximize the number of DUTs on a 5 mm × 5 mm chip with a limited number of I/O contact pads, we developed a circuit which allows for differential measurements of multiple inductors and requires 1 + ε contact pads for extraction of one inductive parameter. The efficiency is achieved because most of the contact pads are shared between several similar experiments as shown in Fig. 4 . The circuit requires N + 2 contact pads to bias, with respect to the common ground, N SQUIDs and measure their voltage-flux characteristics, so ε = 2/N . We used an array of similar SQUIDs which differ only by value (and or type) of inductors in their arms. The circuit diagram is shown in Fig. 4 along with the layout of one of the SQUIDs.
Bias current iBias is equally split between the SQUIDs using resistors RI. The value of these resistors should be large enough to prevent undesirable cross talk between the SQUIDs. The nature of the cross talk is trivial-during flux-voltage V (Φ) measurements SQUIDs are in resistive states and behave as nonlinear resistors affecting the distribution of bias current between the SQUIDs. The cross talk is small if the nonlinear SQUID resistances are much less than RI. The voltage drop on each SQUID (with respect to the common ground) can be measured individually using terminals sqOut1, sqOut2, etc., coming out to I/O contact pads at the chip perimeter.
Magnetic flux in each SQUID is created by passing electrical currents via corresponding inductors. For example, for SQUIDi (Fig. 4) , these inductors are Lxi and Lp. The main trick here is that equal currents flow via the left and the right arms of the SQUID. As a result, the induced flux is proportional to the difference between inductances of the left and right arms of the SQUID. All other (parasitic) inductances associated with connections to the arms to the ground, the SQUID, etc., are made equal. The left arm layout is a mirror of the right arm layout, except for the difference we want to measure (DUT). As a result, the flux applied to the SQUID is proportional to Lxi.
Since the external iMagBias current is equally split between arms of all the SQUIDs in the array, the flux in one SQUID is
where N is number of SQUIDs in the array. This allows us to find the difference of the two inductors or Lxi that differ only by the length, l, by measuring the period of the SQUID modulation by iMagBias. We used designs with N = 6 and N = 7 in this work, with total number of DUT of 24 per 5 mm × 5 mm chip. The described technique allows further generalizations for measuring mutual inductance, inductance of vias, parasitic inductance, etc. For instance, the right arm of SQUIDi in Fig. 4 is magnetically coupled to wire Mi. The mutual inductance Mxi can be extracted by scanning current iMi applied to wire Mi and measuring the period of modulation of SQUIDi.
D. Simulations
Most of the designed inductors were simulated using the available software such as InductEx [15] , Sonnet [30] , and [29] to extract inductance per unit length, L/l, for microstrips and striplines, and inductance per 90-degree bend associated with corner square shown in Fig. 3(c) for a single bend, and the difference between the straight and meander inductors of the same length. In the simulations, the same magnetic field penetration depth λ = 90 nm was assumed for all superconducting layers used in the process, and the nominal thicknesses of the metal and dielectric layers were used, shown in Table I . The simulated results were compared with the experimental data. No attempt was made to achieve the best fit to the data either by adjusting the penetration depth or including the possible deviation in the actual thickness. [17] , [29] . Dash-dotted line is an approximation due to Chang [18] - [20] with a "fringing" factor b = 0.7 μm, fitting the M6_M7 data only at large widths w > 1 μm. In the entire range 0.25 μm ≤ w ≤ 4 μm studied, the maximum difference between the simulated L/l and the experiment is less than 7%, being the largest at the smallest linewidths. (A, B, . . . , G; 1, 2 . . . , 7) .
III. RESULTS
The typical experimental results for straight microstrip inductors are shown in Fig. 5 . Solid lines show results of simulations using InductEx [15] . The difference between the data and the simulations is within 2% at large linewidths and increases to 5%-7% for the smallest widths. Similarly good agreement was found for a different 3-D inductance extraction package, Program LL developed in [16] , [17] , [29] , see dashed lines in Fig. 5 and in Fig. 6(a) . Fig. 7 shows the typical results for stripline inductors. We find a reasonable agreement of 3-D inductance extractors [29] and [15] with the data, although not as good as for the microstrips. 2-D+ simulations, e.g., using Sonnet [30] , show a large difference from the data at small w. We note that, for simple geometries such as striplines, Program LL [29] gives a better agreement with the experimental data than InductEx, see Fig. 7 , which tends to overestimate the inductances. However, InductEx is a much more capable tool for more complex 3-D geometries including bends, meanders, vias, etc., which cannot be handled by [29] .
Uniformity of inductances was assessed by measuring the same test structures on 8 or 9 dies across 200-mm wafers, as shown in Fig. 6 (right panel) . The typical data for the 8M Fig. 7 . Stripline inductance per unit length of stripline inductors with l w for several combinations of the signal and ground plane layers. Color-coded dashed and solid lines show simulations using LL [29] and InductEx [15] , respectively. The color of the lines corresponds to the color of the data points. process run are shown in Table II . Run-to-run variation of the mean inductance is within ± 2% for w > 0.7 μm, increasing to ±6% for the narrowest width studied. We find that, in all the cases, inductance per unit length at narrow widths scales as 1/w 1/2 rather than 1/(w + b) as is the case at w d, t, λ [18] - [20] , where d and t are the dielectric gap and signal line thickness, respectively. This is actually to our advantage as shrinking the linewidth allows for increasing the circuit density by decreasing the inductance area roughly as w 3/2 . Additionally, this decreasing sensitivity of the inductance to the inductor linewidth helps in getting the parameter spreads tighter, even for the linewidths approaching the resolution limit of the 248-nm photolithography where ±10% variation of the linewidth is typical.
Similarly, as the inductor linewidth decreases, we see a diminishing sensitivity of the inductance to the dielectric thickness. For example, let us compare M5_M7 and M6_M7 microstrips, which differ by a factor of 3.4x in the dielectric thickness. This difference translates into a factor of 1.9x in the inductance at w = 4 μm and reduces to 1.4x at w = 0.25 μm. In some sense, all inductors at very narrow widths become nearly identical. Indeed, at w, t d and w ≈ t, the microstrip becomes just a thin wire above the ground plane. In this case, the geometric inductance depends logarithmically on the distance L/l = (μ 0 /2π)ln(4d/t) and the total inductance is dominated by the kinetic part. This fact helps in keeping the inductance spreads low despite unavoidable variations of local dielectric thickness, which are caused by chemical mechanical polishing (CMP) for planarization. The typical thickness variation we observe in our CMP process is in the range ±20 nm for a 200-nm layer, whereas inductance variation on 200-mm wafers is less than a few percent, see Table II .
IV. CONCLUSION
We have measured inductance of various superconducting microstrip-line and stripline inductors, their bends and meanders with linewidth down to 250 nm as well as inductance of vias between superconducting layers of the 8-metal layer process developed at MIT Lincoln Laboratory for fabricating VLSI superconductor circuits. We have obtained very tight inductance parameter spreads on 200-mm wafers. We have found a good agreement between the results of 3-D inductance extractors based on FastHenry [15] , [21] , [22] or similar numeric methods [16] , [17] , [29] and the experimental data, but much poorer agreement at small linewidths for 2.5-D simulators, e.g., Sonnet [30] . The data obtained can be used for SFQ circuit design into our 4M, 8M, and 10M fabrication processes. The full set of the data will also be made available as an Appendix to the Design Rules for these processes and provided to users upon request through MIT LL. 
